

### **Abstract of the Disclosure**

An instruction pipeline in a microprocessor, comprising a plurality of pipeline units with each of the pipeline units processing instructions. At least one of the plurality of pipeline units receives the instructions from another of the pipeline units, stores the instructions and  
5 reissues at least one of the instructions after a stall occurs in the instruction pipeline.

29923-1